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Abstract—Technologies such as the Internet-of-Things and
cloud services demand dynamic bandwidth allocation ﬂexibility,
which is not offered by the currently deployed solutions. The
Bit-Interleaving PON (BiPON) and its cascaded extension the
Cascaded Bit-Interleaving PON (CBI-PON) offer a solution that
allows to increase bandwidths, reduce power consumption and
have a much more ﬂexible dynamic bandwidth allocation scheme.
CBI-PON consists of multiple levels of BiPON with different line
rates. For each of these line rates, clock-and-data recovery must
be performed, which requires a set of different Voltage Controlled
Oscillators (VCOs). This paper presents the VCOs designed for
the CABINET chip, an implementation of a CBI-PON network
device, allowing clock-and-data recovery for 40Gbit/s, 10Gbit/s
and 2.5Gbit/s line rates.
I. INTRODUCTION
For more than two decades, the Internet has been
signiﬁcantly changing our society. The widespread availability
of broadband access, followed by the global adoption of
smartphones has made the Internet indispensable in our daily
lives. Over the past few years, the number of users has
only increased and content has become of higher and higher
quality, such as (ultra) high deﬁnition video streaming.
Due to these trends, there is a crucial need for higher
bandwidths in the metro/access networks in order to provide
the required quality of service in the future.
Moreover, besides the demand for higher bandwidths,
technologies such as the Internet-of-Things and cloud services
give rise to new challenges for our Internet connections. For
example, dynamic bandwidth allocation as implemented in
the current networks does not have the ﬂexibility required by
these upcoming technologies.
However, the power consumption attributed to communication
networks has been estimated to be approximately 1.8% of
the total global power consumption in 2012 [1]. Taking
into account the environmental impact of the current
electricity production, an important goal of next-generation
networks should be signiﬁcant power consumption reductions.
In the light of these future requirements, the GreenTouch
Consortium developed the Bit-Interleaving PON (BiPON)
protocol, introduced in [2], [3], [4], to tackle the issues
regarding dynamic bandwidth allocation ﬂexibility and
power consumption that the currently deployed solutions
are facing. We further developed the concept of the bit-
interleaving PON and designed a cascaded extension: the
Cascaded Bit-Interleaving PON (CBI-PON) and designed
an Application-Speciﬁc Integrated Circuit (ASIC) called
CABINET to implement the functions of the different devices
used in a CBI-PON.
This paper starts with a short introduction to the concept
of CBI-PON in Section II. In Section III the need for multi-
rate clock-and-data recovery (CDR) in the CABINET ASIC
is clariﬁed, while Section IV presents the Voltage-Controlled
Oscillators used in the multi-rate CDR. The CABINET im-
plementation is shown in Section V. Section VI shows the
measurements of the implemented VCOs on the CABINET
chip. Finally, the conclusion is presented in Section VII.
II. CASCADED BIT-INTERLEAVING PON
A. Bit-interleaving PON
The bit-interleaving PON differentiates from traditional
PON protocols by the time-domain multiplexing (TDM) that
is used to transmit and receive information on the network.
Traditional PON protocols use a packet-based TDM, while the
BiPON protocol uses a bit-based TDM, as shown in Figure 2.
This allows the Optical Network Units (ONUs) to subsample
the incoming data stream and operate at lower frequencies than
is traditionally the case, resulting in lower power consumption.
For a 10Gbit/s BiPON, power reduction factors from 35× to
180×, were reported in [3].
Moreover, every BiPON frame was designed to incorporate a
header containing payload information which directly enables
the much-desired dynamic bandwidth allocation ﬂexibility.
B. Cascaded BiPON
In an effort to further reduce the power consumption
of next-generation metro/access networks, an extension
of BiPON was developed, where multiple levels of Bit-
Interleaving PONs are cascaded. A general overview of such
a network is shown in Figure 1.
978-1-4673-7431-6/15/$31.00 ©2015 IEEE
R2Core router
Core
Mesh
R1
N1 N2
Interleaver
Enterprise
Network
Enterprise
Network
N3
N3
N3
Nx: Level-x End-ONT
Rx: Level-x Repeater
Metro/Edge
L1 PON
DS: 40 Gbps
Access
L2 PON
DS: 10 Gbps
Home
L3 PON
DS: 2.5 Gbps
Figure 1. Cascaded Bit-Interleaving PON
Figure 2. Bit-based TDM
This particular implementation is conducted using 3 levels
of Bit-Interleaving PONs. The different levels L1, L2 and L3
operate at a line rate of respectively 40Gbit/s, 10Gbit/s and
2.5Gbit/s. L1 and L2 each contains CBI Repeaters and CBI
End-ONTs, while L3 only contains CBI End-ONTs. Each CBI
device always does a 1:4 subsampling when receiving data,
which means there is always only 1 out of 4 incoming bits
that is recovered.
III. MULTI-RATE CLOCK-AND-DATA RECOVERY
In order to reduce the deployment costs of a CBI-PON,
L1, L2 and L3 Repeaters and ONUs should be implemented
using the same ASIC. We have developed such an ASIC
called CABINET, which is presented here.
As mentioned in Section II, the L1, L2 and L3 levels in
the CBI-PON are Bit-Interleaving PONs operating at different
line rates (i.e. 40Gbit/s, 10Gbit/s and 2.5Gbit/s).
This means the clock-and-data recovery circuits used
in CABINET should be able to recover data at these 3
different line rates. However, the on-chip processing speed
of the recovered data is limited. Therefore, when receiving
40Gbit/s, the recovered data is deserialized to 8 streams of
1.25Gbit/s. This is not necessary when receiving 10Gbit/s
and 2.5Gbit/s, which led to the decision of decoupling these
two cases. For each case, a dedicated CDR was designed.
During operation, the appropriate CDR is enabled depending
on the conﬁguration of the CABINET. This decoupling is
also beneﬁcial for the power consumption, which is now
lower when receiving lower rates. The used architecture is
presented in Figure 3.
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Figure 3. Dual-CDR architecture for different rates
Both CDRs are architecturally comparable, and use the same
building blocks with the main exception being the Voltage-
Controlled Oscillator (VCO). This paper continues to describe
the implementation of the two VCOs that were designed for
the two different CDRs.
IV. VOLTAGE-CONTROLLED OSCILLATORS
Today, two main oscillator architectures are in use: LC
oscillators and ring oscillators. LC oscillators use a resonant
LC-tank, while a ring oscillator consists of a loop of delay
cells that satisﬁes the Barkhausen criterion [5].
LC oscillators typically achieve lower phase noise, but
are relatively large due to the inductor of the LC tank.
Furthermore, they are known for their limited tuning range.
On the other hand, ring oscillators consume only a small area
and typically have large tuning ranges. Unfortunately, this is
typically accompanied with a higher phase noise.
Since the phase noise requirements for CDRs are not
too demanding, ring oscillators are a good choice for this
application. Furthermore, ring oscillators inherently provide
multiple clock phases, which is beneﬁcial for the 40Gbit/s
CDR.
A. 40GHz Voltage-Controlled Oscillator
As explained in Section III, the digital logic processing
frequency limitation calls for a deserializing operation to
8 1.25Gbit/s data streams. This operation requires 8 clock
phases, which immediately ﬁxes the VCO architecture to a 4
stage ring oscillator with differential delay cells, as shown in
Figure 4.
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Figure 4. 40 Gbit/s VCO Architecture
The delay cell used in this VCO is shown in Figure 5. Due
to the limited supply voltage in the used 40nm CMOS, tail
currents were avoided to maximize the output voltage swing.
A cross-coupled common source ampliﬁer with resistive load
was used, to avoid the input capacitance of the PMOS which
is present in the typically used CMOS inverters. This helps
to maximize the oscillation frequency.
Coarse tuning is provided by the digitally controlled resis-
tive load, while ﬁne tuning is implemented by means of var-
actors. The combination of these two mechanisms allows the
desired oscillation frequency to be reached over temperature
and process corners.
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Figure 5. 40 Gbit/s VCO Delay Cell
B. 10GHz and 2.5GHz Voltage-Controlled Oscillator
Since no deserialization is needed for 10Gbit/s and
2.5Gbit/s, the VCO architecture is simpliﬁed to a 3 stage,
single-ended architecture. However, two of these 3 stage rings
are coupled to provide a differential output in the case of
10Gbit/s operation, as is shown in Figure 6. To reduce power
consumption for 2.5Gbit/s operation, only one of the two rings
is enabled, and the coupling of the two rings is disabled. The
core VCO still oscillates at 10GHz, which is then divided by
4 to 2.5GHz. The divider also provides the differential output.
This conﬁguration is shown in Figure 7.
The delay cell used for this VCO is shown in Figure 8.
As for the 40Gbit/s case, it is a resistively loaded common
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Figure 6. 10 Gbit/s VCO Architecture
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Figure 7. 2.5 Gbit/s VCO Architecture
source ampliﬁer. Furthermore, the tuning mechanism is very
comparable, providing coarse tuning by means of a tunable
resistive load.
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Figure 8. 10 Gbit/s VCO Delay Cell
However, ﬁne tuning is not implemented on the delay cell
level, but on the level of the core VCO. This is possible
because only one of the three generated phases is used, which
means the delay of the used cells can vary as long as the
total delay of the ring is according to the desired oscillation
frequency. Implementing the ﬁne tuning on the core VCO
level offers the advantage that the used varactor can be bigger,
which leads to better manufacturability and less variations on
the varactor. Moreover, this simpliﬁes the layout of the VCO,
since the control voltage must only be routed to one varactor
instead of three.
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Figure 10. VCO Measurement Waveforms
V. CABINET IMPLEMENTATION
In Figure 9 a photograph is shown of the CABINET ASIC
with the CDRs highlighted. The ASIC dimensions are about
1.85mm × 1.85mm.
VI. MEASUREMENT RESULTS
The CABINET chip provides a test output where a divided
version of the on-chip VCO clock is available for measure-
ment. This test output allows us to verify the frequency range
of the designed VCOs. The different waveforms are presented
in Figure 10. Table I summarizes the VCO measurements.
Table I
VCOS MEASURED FREQUENCY RANGE
40Gbit/s 10Gbit/s 2.5Gbit/s
Maximum 10.648GHz 11.848GHz 3.3GHz
Minimum 6.862GHz 7.596GHz 2.039GHz
A. CBI-PON Power Consumption
The low power consumption achieved for the CBI-PON is
partly attributed to the fact that different CDRs and VCOs
have been used for the multiple input line rates. The sub-
sampling nature of the CDR allows the circuits to operate at
lower frequencies, saving signiﬁcant power. Furthermore, one
could use the 40GHz VCO for the 10Gbit/s and 2.5Gbit/s
case. This would require using power-hungry clock dividers.
By using a dedicated VCO, power consumption is reduced
instead of increased for the lower speeds.
Compared to the GreenTouch 2010 deﬁned reference network
architecture, the power reduction is estimated at 80× for a
CBI Repeater, while for an ONU it is estimated at 6× [6].
VII. CONCLUSION
In this paper, the Cascaded Bit-Interleaving PON was
shortly introduced, clarifying the need for two different VCOs
to implement the clock-and-data recovery circuits on the
CABINET chip. Subsequently, the architecture of the two
designed VCOs was presented, as well as the implementation
of their respective delay cells. Finally, the frequency tuning
range measurements were presented for 40Gbit/s, 10Gbit/s
and 2.5Gbit/s operation of the CABINET ASIC.
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